Abstract-This paper describes the design of a differential class-E PA for Bluetooth applications in 0.18 μm CMOS technology with load mismatch protection and power control features. The breakdown induced by load mismatch can be avoided by attenuating the RF power to the final stage during over voltage conditions. Power control is realized by means of "open loop" techniques to regulate the power supply voltage, and a novel controllable bias network with temperature compensated is proposed, which allows a moderate power control slope (dB/V) to be achieved. Post-layout Simulation results show that the level of output power can be controlled in 2 dBm steps; especially the output power in every step is quite insensitive to temperature variations.
INTRODUCTION
Bluetooth devices operate in the 2400-2483.5 MHz Industrial, Scientific and Medical (ISM) band. There are basically three classes based on the transmission distance. They are Class 1 (The transmitted output power is 20dBm), Class 2 (The transmitted output power is 4dBm) and Class 3 (The transmitted output power is 0dBm) respectively. Usually, the Bluetooth power amplifier is working in low power model, so the output power of Class 1 power amplifier must controllable down to 4 dBm or less in a monotonic sequence to save the power [1] .
A standard method of controlling the output power of a power amplifier is to use a voltage regulator to regulate the battery or power supply voltage. Typical approaches to controlling the output power of a power amplifier use an "open loop" or a "closed loop" control technique. "Closed loop" techniques use an RF sensor, such as a directional coupler, to detect the power amplifier output power. The detected output power is used in a feedback loop to regulate the output power. "Open loop" techniques control the output power by regulating either the power supply voltage or power supply current used by the power amplifier. "Open loop" techniques are popular since open loop techniques do not have the loss and complexity associated with RF sensor elements. But in conventional power control schemes by mean of regulating only power supply voltage, the PA gain control slope (dB/V) is precipitate and the PA will suffer from transmit burst shaping and potential stability problems.
Nowadays, Gallium Arsenide (GaAs), BiCMOS and silicon bipolar technologies still dominate in the power amplifier design. Compared with CMOS technology, these technologies offer higher breakdown voltage, lower substrate loss and higher quality of monolithic inductors and capacitors, but they are expensive. CMOS technology, on the other hand, could provide single-chip solution which greatly reduces the cost. But CMOS technology suffers from a poor quality factor of monolithic passive components, low breakdown voltage of the transistors and large process variation.
More still, the main obstacle to the actual exploitation of CMOS PAs is the ruggedness requirement, i.e., the ability to survive under high load voltage standing wave ratio (VSWR)conditions with a full-power RF drive [2] . Typically, device testing procedures for commercial PAs can demand a VSWR as high as 10:1 under a 5V power supply. Such a strong mismatch condition results in very high voltage peaks at the collector of the final stage (much higher than the nominal supply voltage) and may eventually lead to permanent failure of the power transistor due to avalanche breakdown. As reported in [3] , to comply with ruggedness requirements, collector voltage peaks in excess of 16 V have to be tolerated. CMOS transistors usually exhibit lower breakdown voltages. Thick gate-oxide transistors of TSMC 0.18 μm RF CMOS process have a 6.8 V breakdown voltage.
In this paper, a two-stage 0.18 μm CMOS monolithic PA for Class 1 Bluetooth is proposed, which includes a power control circuit which can improve the PA gain control slope (dB/V) and a protection circuit to overcome the detrimental effects of load impedance mismatch. The level of output power can be controlled in 2 dB steps using an open loop control technique and a novel linearity control bias network with temperature compensated, and achieved confirm that ruggedness specifications can be fulfilled.
II. CRICUITS DESING
The power amplifier is designed in a 0.18 μm CMOS technology with analog and RF options. This CMOS technology has two kinds of transistors. Thick gate-oxide transistors, which are similar to 0.35 μm transistors, have a higher breakdown voltage. Thin gate-oxide transistors that are similar to 0.18 μm transistors have a higher Gm. So the thin gate-oxide transistors are chosen in driver stage to generate a larger signal to turn the transistor on and off. And the thick gate-oxide transistors used for out stage. 
A. Class E power amplifier and Driver stage for bluetooth
Class E power amplifier is a switching-mode amplifier, which is nonlinear amplifier that achieves efficiencies approaching 100% while delivering full power. To achieve these conditions, all the components should be properly designed. As shown in Fig.2 , the loading inductor L6 is either Figure 2 . Differential class E PA with finite Ground inductance a RF choke (RFC) or a finite inductance. Cs is a charging capacitor; L7 and C3 are designed to be a series LC resonator with an excess inductance at the frequency of interest. The resonator resonates at the fundamental frequency, and suppresses the other harmonics. The purpose of LC resonator is designed for optimization conditions. The optimum values for each component are calculated as follows [4] .
Where R l is the optimize load, Q is the quality factor of LC resonator. Fig.3 shows a simplified circuit of drive stage in a cascode topolopy, which is to generate a larger signal to turn the transistor on and off. The variable-gain amplifier (VGA), which is operated at maximum gain under nominal conditions When VC is in low voltage and M7 turns off. When M7 turns on, the gain of VGA will decrease, and attenuate the RF power to the final stage and the drain voltage of final transistors will decrease.
B. Open-loop Power control for Class E power amplifier
The methodology to realize power controllable is to change the output stage power supply voltage in "open loop" control technique which is a likely LDO and to change the final stage bias by a novel controllable network temperature compensated. The benefit of using this topology is that the noise of its output voltage is lower and the response to input voltage transient and output load transient is faster. The output voltage Vcon in Fig.1 can obtain from equation (5) Vramp R R Vcon * ) 2
When the Bias of Class E is in a fixed station, the drive signal is an excellent switch signal, and not to consider other nonideal factors the output power Pout can be obtained from (6)
Equation (6) shows that the output power Pout and the control signal Vramp are in a square relationship. Actually to change the driven signal can improve PA gain control slope (dB/V). In normal temperature,
The coefficient " a "and" 1 a " are constant, but " a " is proportional to temperature, and " 1 a " insensitive to temperature.
C. Closed-Loop Drain Peak Voltage Control
There are no isolator is used between the PA and the antenna, as a result, the power amplifier can incur strong load mismatch conditions due to antenna faults or disconnection. Power transistors should therefore be able to tolerate substantially increased over voltage stress, as drain voltage waveforms show much higher peaks under mismatch conditions than in nominal operation. The worst case conditions occur when the power amplifier is subject both to oversupply and load mismatch. For this reason, the ruggedness specification is usually expressed in terms of a maximum tolerable output VSWR under a specified oversupply condition. Typical data sheets of commercial power amplifiers guarantee that no permanent damage is caused by a load VSWR of 10:1 under a supply voltage of 5 V.
The risk of breakdown can be prevented by simply attenuating the RF signal driving the final stage during over voltage conditions [5] [6] . This can be accomplished by adopting a feedback control system, which detects the peak voltage at the output collector node and clamps its value to a specific threshold by varying the circuit gain. 
III. LAYOUT DESING
The power amplifier was first layered out using Cadence Analog Artist, and then imported into ADS's Momentum RF 2.5d electromagnetic simulator. Pins are added to layout to define the current flow direction, the polygons are meshed into rectangles and triangles, and the dielectric properties of the substrate are defined. Fig.6 shows layout of differential class E with onchip input and intertage matching. The circuit is then simulated using the planar field solver. The layouts of RF devices, especially for power amplifiers, require special attention. The output transistor carries 250mA of dc current, plus the RF current, and out stage transistors (M8 and M9) has a total width of 2.4mm. The drain contact area of each transistor is enlarged, and parallel layers of metal 1 to metal 5 are used as drain and source connections such that the device is able to handle large currents. The output devices are placed as close as possible to the output pads. Many bond-wires can handle the large output currents.14 ground pads were used in order to minimize the ground bond-wire inductance.
IV. SIMULATION RESULTS
The PA in Fig. 1 was simulated and optimize by using ADS (Advanced Design System) with process parameters from a 0.18 μm technology, and the Bond wire inductance is replaced by a physical lumped element model. Fig.9 shows the drain voltage of FET1 is much more than 6.8V without VSWR protection when the supply voltage is 5V and the load is 5 Ω , and the transistor FET1 will breakdown ,but the transistor will in safe station with VSWR protection.
V. CONCLUSION
A two stage of class-E power amplifier for class 1 Bluetooth applications has been designed which includes a protection circuit preventing output stage failure due to severe load mismatch. Safe operation was achieved through the use of a feedback loop that acts on the circuit gain to limit the overdrive of the output transistor whenever an over voltage condition is detected. The output power can be controlled easily by a variable supply implemented by "open loop" technique; also a novel bias network controlled by "Vramp" with temperature compensated for final stage is proposed which allows a moderate power control slope (dB/V) to be achieved.
Post-layout simulation a 25.1dBm output power and 54.2% PAE were achieved at a nominal 1.8 V supply voltage. The amplifier is able to sustain a load VSWR as high as 10:1 up to a 5 V supply voltage without exceeding the breakdown limits. And the level of output power can be controlled in 2 dBm steps; especially the output power in every step is quite insensitive to temperature variations. And it is satisfied for Bluetooth applications. 
